JPS64812B2 - - Google Patents
Info
- Publication number
- JPS64812B2 JPS64812B2 JP10777081A JP10777081A JPS64812B2 JP S64812 B2 JPS64812 B2 JP S64812B2 JP 10777081 A JP10777081 A JP 10777081A JP 10777081 A JP10777081 A JP 10777081A JP S64812 B2 JPS64812 B2 JP S64812B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- base body
- ceramic
- radiator
- cover
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10777081A JPS5810840A (ja) | 1981-07-10 | 1981-07-10 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10777081A JPS5810840A (ja) | 1981-07-10 | 1981-07-10 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5810840A JPS5810840A (ja) | 1983-01-21 |
JPS64812B2 true JPS64812B2 (en]) | 1989-01-09 |
Family
ID=14467563
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10777081A Granted JPS5810840A (ja) | 1981-07-10 | 1981-07-10 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5810840A (en]) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6059756A (ja) * | 1983-09-12 | 1985-04-06 | Ibiden Co Ltd | プラグインパッケ−ジとその製造方法 |
JPS6095944A (ja) * | 1983-10-31 | 1985-05-29 | Ibiden Co Ltd | プラグインパツケ−ジとその製造方法 |
JPS6095943A (ja) * | 1983-10-31 | 1985-05-29 | Ibiden Co Ltd | プラグインパツケ−ジとその製造方法 |
JP2531469Y2 (ja) * | 1990-04-17 | 1997-04-02 | 三菱重工業株式会社 | 高温、高圧用フレキシブルジヨイント |
US5173766A (en) * | 1990-06-25 | 1992-12-22 | Lsi Logic Corporation | Semiconductor device package and method of making such a package |
-
1981
- 1981-07-10 JP JP10777081A patent/JPS5810840A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5810840A (ja) | 1983-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100902766B1 (ko) | 절연성 세라믹 히트 싱크를 갖는 디스크리트 패키지 | |
US3381080A (en) | Hermetically sealed semiconductor device | |
JPS59141249A (ja) | 電力チツプ・パツケ−ジ | |
KR960012647B1 (ko) | 반도체장치 및 그 제조방법 | |
JPS598358Y2 (ja) | 半導体素子パツケ−ジ | |
US4677741A (en) | Method of manufacturing package for high power integrated circuit | |
US5317194A (en) | Resin-sealed semiconductor device having intermediate silicon thermal dissipation means and embedded heat sink | |
USRE37416E1 (en) | Method for manufacturing a modular semiconductor power device | |
JPS64812B2 (en]) | ||
JPH0645504A (ja) | 半導体装置 | |
JPH07176664A (ja) | 半導体装置およびその製造方法 | |
JPS639664B2 (en]) | ||
JP2560910Y2 (ja) | 半導体装置 | |
JP2570428B2 (ja) | 半導体装置 | |
JP3522975B2 (ja) | 半導体装置 | |
JPH0196952A (ja) | 気密封止チツプキヤリア | |
JP2580779B2 (ja) | 半導体装置 | |
US5313091A (en) | Package for a high power electrical component | |
JPH08222652A (ja) | 半導体装置及びその製造方法 | |
JPS6315430A (ja) | 半導体装置の製造方法 | |
KR930005488B1 (ko) | 수지밀봉 반도체장치 | |
JPS635247Y2 (en]) | ||
JPS6120768Y2 (en]) | ||
JPH06163731A (ja) | 半導体パッケージ | |
JPH11176882A (ja) | 半導体素子を含む電子回路装置 |